ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.
American Express
bangalore
You Lead the Way. We’ve Got Your Back. With the right backing, people and businesses have the power to progress in incredible ways. When you join Team Amex, you become part of a global and diverse community of colleagues with an unwavering commitment to back our customers, communities and each other. Here, you’ll learn and grow as we help you creat
Job Source: American ExpressAMEX
bangalore
You Lead the Way. Weve Got Your Back. With the right backing, people and businesses have the power to progress in incredible ways. When you join Team Amex, you become part of a global and diverse community of colleagues with an unwavering commitment to back our customers, communities and each other. Here, youll learn and grow as we help you create
Job Source: AMEXACL Digital
bangalore
Work Location: Bangalore Skills : 4+ years of experience in STA. Well-versed with the timing closure (STA), timing closure methodologies. Pre/Post-layout constraint development to timing closure. Handshake with the design team and develop functional/DFT constraints. IP level constraint integration. Multi-voltage/Switching aware corner definitions.
Job Source: ACL DigitalUST GLOBAL TECHNOLOGY SERVICES (INDIA) PRIVATE LIMITED
Bengaluru, Karnataka, India
Job Description for Standard Cell Characterization Engineer Relevant working experience of 3-8 years in Standard Cell Characterization and EDA development domain. Know-how of the ASIC design flow. Good Problem Solving and Analytical skills Strong communication skills (English) verbal and written Good to have: Working knowledge in MS Excel, PowerBI
Job Source: UST GLOBAL TECHNOLOGY SERVICES (INDIA) PRIVATE LIMITEDUST GLOBAL TECHNOLOGY SERVICES (INDIA) PRIVATE LIMITED
Bengaluru, Karnataka, India
Hands on experience with layouts of important memory building blocks like control, sense amplifiers, I/O Blocks, bit cell array and decoders etc in compiler context. Should have worked on 16nm / 14nm / 10nm/ 7nm/ Finfet process technologies . Hands on experience with top level memory integration and DRC, LVS, Density verification and cleaning physi
Job Source: UST GLOBAL TECHNOLOGY SERVICES (INDIA) PRIVATE LIMITEDL&T Technology Services
Bengaluru, Karnataka, India
JD For STA Engineer-5+ years’ experience • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with partitions/block owner to give timing ECO for timing closure. • Knowledge of advanced timing closure
Job Source: L&T Technology ServicesAiml Services Pvt Ltd
Bengaluru
STA Engineers: Location: Bangalore/Hyderabad/Pune/Noida Responsibilities ·Ability to work with RTL design team to identify the must changes in RTL to coverage the timing and work with PD teams to analyze the post route timing & support the final timing closure. Drive the sign-off timing convergence for high performance designs. Work closely with bl
Job Source: Aiml Services Pvt LtdAiml Services Pvt Ltd
bangalore
STA Engineers: Location: Bangalore/Hyderabad/Pune/Noida Responsibilities ·Ability to work with RTL design team to identify the must changes in RTL to coverage the timing and work with PD teams to analyze the post route timing & support the final timing closure. Drive the sign-off timing convergence for high performance designs. Work closely with
Job Source: Aiml Services Pvt Ltdbangalore
Hi Folks
Greetings from Tech Mahindra!!
Role: STA
Exp: 4 -8
Location: Bangalore/ Kochi/ Ahemdabad / Vizag
About Job
Deep understating and experience of STA tool Tempus/PrimeTime /Tweaker/ DMSA(PTECO) .
Knowledge of timing corners/modes, process variations and signal integrity related issues are required.
Experience in timing closure of high frequency blocks & subsystems (Ghz range )
Experience in working full-chip STA closure, defining mode requirements and corners for timing closure.
Strong Understanding of DFT modes requirements for timing signoff
Good understanding of physical design flow and ECO implementation.
Strong understanding of SDC constraints, OCV,AOCV,POCV analysis.
Strong TCL/scripting knowledge is mandatory.
To Apply
Share your resume at [email protected]
STA Engineer jobs in bangalore
ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.