Create Email Alert

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • SARACA

    Lead Design Verification Engineer

    Bengaluru, Karnataka, India

    Job Description: THE ROLE: The focus of this role is to plan, build, and execute the verification of new and existing features for   SoC , resulting in no bugs in the final design. THE PERSON: You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent commun

    Job Source: SARACA
  • L&T Technology Services

    Lead Design Verification Engineer

    Bengaluru

    • Ending Soon

    Greetings from L&T Technology Services!!! L&T Technology Services is hiring for multiple positions in Bangalore. We are looking for Design Verification Lead Engineers About Us:- LTTS is envisioned to deliver cutting-edge solutions for the globe. With a vision to accelerate the transformation of technology universally and a mission to revolutionize

    Job Source: L&T Technology Services
  • Cadence Design Systems, Inc.

    Lead Verification Design Engineer

    bangalore

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 4+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment pl

    Job Source: Cadence Design Systems, Inc.
  • SARACA

    Lead Design Verification Engineer

    Bengaluru

    Job Description:   THE ROLE: The focus of this role is to plan, build, and execute the verification of new and existing features for   SoC , resulting in no bugs in the final design.     THE PERSON:   You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent c

    Job Source: SARACA
  • L&T Technology Services

    Lead Design Verification Engineer

    bangalore

    • Ending Soon

    Greetings from L&T Technology Services!!! L&T Technology Services is hiring for multiple positions in Bangalore. We are looking for Design Verification Lead Engineers About Us:- LTTS is envisioned to deliver cutting-edge solutions for the globe. With a vision to accelerate the transformation of technology universally and a mission to revolutioni

    Job Source: L&T Technology Services
  • L&T Technology Services

    Lead Design Verification Engineer

    Bengaluru, Karnataka, India

    • Ending Soon

    Greetings from L&T Technology Services!!! L&T Technology Services is hiring for multiple positions in Bangalore. We are looking for Design Verification Lead Engineers About Us:- LTTS is envisioned to deliver cutting-edge solutions for the globe. With a vision to accelerate the transformation of technology universally and a mission to revolutioni

    Job Source: L&T Technology Services
  • Tech Mahindra

    Design Verification Lead

    bangalore

    Hi Folks Role: Design Verification Lead Exp: 8+ years Location: Bangalore / Kochi / Ahemdabad About Job: Design verification of IP-level, SoC -level and/or block-level/sub-system-level designs Experience in developing verification plan/verification methodology/flows from scratch Hands-on expertise with UMV (or similar) methodology, and Verilog/Sy

    Job Source: Tech Mahindra
  • L&T Technology Services

    Design and Verification Lead

    Bengaluru

    Qualifications and Skills for DV Positions: Bachelor's or Masters degree in Computer Science, Electronics Engineering or equivalent practical experience 7/10+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification 7/ 10+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM

    Job Source: L&T Technology Services

Lead Design Verification Engineer

bangalore

Job Description:

THE ROLE:

The focus of this role is to plan, build, and execute the verification of new and existing features for  SoC , resulting in no bugs in the final design.

THE PERSON:

You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/timezones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

KEY RESPONSIBILITIES:

Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified

Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases

Estimate the time required to write the new feature tests and any required changes to the test environment

Build the directed and random verification tests

Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues

Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements

PREFERRED EXPERIENCE:

Proven track record of handling a jr. team for executing a IP Subsystem level DV UVM verification signoff, independently.

Proficient in IP level ASIC verification

Proficient in debugging firmware and RTL code using simulation tools

Proficient in using UVM testbenches and working in Linux and Windows environments

Experienced with Verilog, System Verilog, C, and C++

FW Verification exposure.

Post silicon validation exposure

Formal verification concepts.

Developing UVM based verification frameworks and testbenches, processes and flows

Automating workflows in a distributed compute environment.

UVMF exposure.

Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process

Strong background in the C++ language, preferably on Linux with exposure to Windows platform

Good understanding and hands-on experience in the UVM concepts and SystemVerilog language

Good working knowledge of SystemC and TLM with some related experience.

Scripting language experience: Perl, Ruby, Makefile, shell preferred.

Exposure to leadership or mentorship is an asset

Desirable assets with prior exposure to video codec system or other multimedia solutions.

ACADEMIC CREDENTIALS:

Bachelors or Masters degree in computer engineering/Electrical Engineering

Experience: 8+Years

Location: Bangalore

Apply

Create Email Alert

Create Email Alert

Lead Design Verification Engineer jobs in bangalore

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.